BitsExplorer finds what people are building with AI, every day. See today's picks →

SimEng 04 Memory Systems DRAM HBM

Simulation Engineering Toolkit 04: modelling memory systems — DRAM/HBM timing, FR-FCFS, address mapping, refresh and tFAW, validation against DRAMsim3, and why bandwidth x efficiency fails (interactive deck)

Description excerpted from the original listing, which is linked below.

Open it Source code

Facts

Published: 3 Oct 2026 (16d ago)
Medium: web
Language: English (the page says so itself)
First seen: 3 Oct 2026, 09:22 UTC

Built with

Claude Code: confirmed
the agent's own trailer in the repository's commit history

What we can see

77 hygiene score

Certificate issued by YR1, 28 days remaining
Cookie attributes no cookies set
Credentials and payment does not ask for either
Strict transport security set
Served over HTTPS
Mail authentication neither published
No insecure resources
Redirects none
Security headers 0 of 5 set
Third-party origins 4
Transport security TLS 1.3

Observed 3 Oct 2026 by fetching the page as a browser would. This describes hygiene and transparency, not safety: a missing header does not make a site dangerous, and a complete set does not make it trustworthy.

Made this?

Show it on your own site or README. It links back to this page.

Get the badge

For a web page

<a href="https://bitsexplorer.com/i/1578714/simeng-04-memory-systems-dram-hbm"><img src="https://bitsexplorer.com/badge/1578714.svg" alt="Featured on BitsExplorer" height="22"></a>

For a README (Markdown)

[![Featured on BitsExplorer](https://bitsexplorer.com/badge/1578714.svg)](https://bitsexplorer.com/i/1578714/simeng-04-memory-systems-dram-hbm)

Changes we have seen

3 Oct 2026 first indexed

SimEng 04 Memory Systems DRAM HBM

More built with Claude Code

Today's picks

The week in AI-built software