BitsExplorer

BitsExplorer finds what people are building with AI, every day. See today's picks →

Preview of Aegis Mtstdp

Aegis Mtstdp

Integer STDP continual-learning core for FPGA (Python golden model + Verilog). Tiny-net co-sim. IMU/power carrier PCB. Tables are simulator results. Not an ASIC.

Description excerpted from the original listing, which is linked below.

Open it Source code

The week in AI-built software

Every Monday: how many projects were built with AI that week, which tools built them, where they came from, and the week's picks.

Read the latest week